Fig. 1A (Prior Art)







Fig. 1B










Fig. 3A




Fig. 3B

	8		8		
	5		B1		
	D2		B2		
	D3		B3		
	D9 D8 D7 D6 D5 D4		B4		
			B5		
			B6		
			B7		
			B8		
			B3		
	4 D13 D12 D11 D10 E		B10		
	D11		B11		
	D12		B12		
	D13		B13 B12		
ı	<u>~</u>	•	B14		
	D15 D	:	Cut		

Fig. 3C




Fig. 4

				Т	
Cycle 4		RxData[3:0]		TxData[3:0]	
Cycle 3		RxData[7:4]		TxData[7:4]	
Cycle 2		RxSOC, RxAddr.[2:0]		TxSOC,TxAddr.[2:0]	
Cycle 1	0 12:15:0	Control, 0, RxClav,TxClav		Control, 0, RxEnb,TxEnb	
DSL Link Pins		RxData[3:0]	TxData[3:0]		